

FIG.1




FIG.2





FIG.3



TWO SINGLE-ENDED LINKS:  
(CURRENT OR VOLTAGE MODE)

MODES 1, 2, 3, 4




FIG. 5A

SINGLE DIFFERENTIAL LINK:  
(CURRENT OR VOLTAGE MODE)

MODES 5, 6, 7, 8




FIG. 5B

6/14

14,  
RECEIVER




FIG.6

7/14




FIG.7

8/14




FIG.8

9/14




FIG.9

S1=0	S6=1	S11=1
S2=1	S7=0	S12=1
S3=0	S8=0	
	S9=1	




FIG.10

S1=0	S6=1	S11=1
S2=0	S7=0	S12=1
S3=0	S8=0	
	S9=1	




FIG.11

12, TRANSMITTER  
 14, RECEIVER  
 Bias1  
 Bias2  
 FEEDBACK RESISTOR  
 FEEDBACK RESISTOR  
 Q8  
 Q9  
 Q10  
 Q11  
 o1  
 o2  
 i1  
 W1  
 W2

S1=0  
 S2=1  
 S3=1  
 S6=0  
 S7=0  
 S8=0  
 S9=1  
 S11=1  
 S12=1




FIG.12

S1=0  
 S2=0  
 S3=1  
 S6=0  
 S7=0  
 S8=0  
 S9=1  
 S11=1  
 S12=1




FIG.13

RECEIVER	TRANSMITTER:
S4=1	S4=0
S5=0	S5=1
S10=0	S10=1
S13=0	S13=0 OR 1, EQUAL TO S11
S14=0	S14=1
S15=1	S15=0
S16=0	S16=0 OR 1, EQUAL TO S2




FIG. 14